			Complete if Known		
Substitute for form 1449A/PTO				Application Number	10/632224
INFORMATION DISCLOSURE				Filing Date	7/31/2003
STATEMENT BY APPLICANT			NT	First Named Inventor	Thomas C. McDonald
(use as many sheets as necessary				Group Art Unit	2181
				Examiner Name	Jesse R. Moll
Sheet	1	of	1	Attorney Docket Number	CNTR.2141

U.S. PATENT DOCUMENTS					
Examiner Cite No.1	Cite	Document Number	Publication Date	Name of Patentee or	Pages, Columns, Lines, Where
	Number-Kind Code ^{2(if known)}	MM-DD-YYYY	Applicant of Cited Document	Relevant Passages or Relevant Figures Appear	
JM		6101595	08-08-2000	Pickett et al.	
JM		6157988	12-05-2000	Eric M. Dowling	
JM		6374350	04-16-2002	D'Sa et al	
JM		5434985	07-18-1995	Emma et al	
JM		5553246	09-03-1996	Hiromi Suzuki	
JM		6122729	09-19-2000	Thang M. Tran	
JM		6748441	06-08-2004	David James Gemmell	
JM		6321321	11-20-2001	Mark W. Johnson	

Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			
	Online Computing Dictionary. http://instantweb.com/d/dictionary/foldoc.cgi?query=btb 05/05/1995. Branch Target Buffer	1		
	Patterson et al. "Computer Organization & Design: The Hardware/Software Interface." Morgan Kaufmann Publishers, Inc. San Francisco, CA. 1998 Page 469			
	Jimenez et al. "The Impact of Delay on the Design of Branch Predictors." 2000			
	EBERLY et al. "The Correlation Branch Target Address Cache" May 1996.			
	Patterson et al. "Computer Organization & Design: The Hardware/Software Interface." Morgan Kaufmann Publishers, Inc. San Francisco, CA. 1998 Page 453-455			
		(book, magazine, journal, serial symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. Online Computing Dictionary. http://instantweb.com/d/dictionary/foldoc.cgi?query=btb 05/05/1995. Branch Target Buffer Patterson et al. "Computer Organization & Design: The Hardware/Software Interface." Morgan Kaufmann Publishers, Inc. San Francisco, CA. 1998 Page 469 Jimenez et al. "The Impact of Delay on the Design of Branch Predictors." 2000 EBERLY et al. "The Correlation Branch Target Address Cache" May 1996. Patterson et al. "Computer Organization & Design: The Hardware/Software Interface." Morgan Kaufmann Publishers, Inc.		

Examiner Signature	/Jesse Moll/	Date Considered	06/09/2006

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450